CLAIMS

Having thus described our invention in detail, what we claim as new and desire to secure by the Letters Patent is:

1. A selective silicon-on-insulator (SOI) structure comprising:

a silicon-on-insulator (SOI) substrate material comprising a top Si-containing layer having a plurality of SOI devices located thereon, said SOI devices are in contact with an underlying Si-containing substrate via a body contact region; and

a DC node diffusion region adjacent to one of said SOI devices, said DC node diffusion region is in contact with said Si-containing substrate.

- 2. The selective SOI structure of Claim 1 wherein said plurality of SOI devices comprise metal oxide semiconductor field effect transistors (MOSFETs).
- 3. The selective SOI structure of Claim 1 wherein said plurality of SOI devices are located atop a top Si-containing layer of said SOI substrate material.
- 4. The selective SOI structure of Claim 3 wherein said plurality of SOI devices comprising active source/drain regions located with said top Si-containing layer.
- 5. The selective SOI structure of Claim 4 wherein said active source/drain regions are located atop a buried oxide.
- 6. The selective SOI structure of Claim 4 wherein said buried oxide is a lateral etched area located adjacent to a trench isolation region.

- 7. The selective SOI structure of Claim 1 wherein said DC node diffusion region comprises a region in which a source voltage can be applied, a region in which a reference voltage can be applied, a ground region or any combination.
- 8. The selective SOI structure of Claim 1 wherein said DC node diffusion region is located within bulk Si without oxide underneath.
- 9. The selective SOI structure of Claim 2 wherein the MOSFETs comprise a gate dielectric and a gate conductor.
- 10. The selective SOI structure of Claim 1 wherein said SOI substrate is an additive SOI substrate having discriminative regions for forming said DC node diffusion region.
- 11. The selective SOI structure of Claim 1 wherein said SOI substrate is comprised of a Si-containing material.
- 12. The selective SOI structure of Claim 11 wherein said Si-containing material is selected from the group consisting of Si, SiGe, SiC, SiGeC, Si/Si, Si/SiC, and Si/SiGeC
- 13. The selective SOI structure of Claim 3 wherein said top Si-containing layer has a thickness from about 50 to about 200 nm.
- 14. An integrated circuit comprising at least one selective silicon-on-insulator (SOI) structure said at least one selective SOI structure comprising a silicon-on-insulator (SOI) substrate material comprising a top Si-containing layer having a plurality of SOI devices located thereon, said SOI devices are in contact with an underlying Si-containing substrate via a body contact region; and a DC node diffusion region adjacent to one of said SOI devices, said DC node diffusion region is in contact with said Si-containing substrate.

15. A semiconductor substrate comprising:

an SOI substrate;

a DC node diffusion region in said SOI substrate; and

a buried oxide material within said SOI substrate, wherein said DC node diffusion region is in contact with an underlying Si-containing substrate of said SOI substrate.

- 16. The semiconductor substrate of Claim 15 wherein said SOI substrate includes a top Si-containing layer.
- 17. The semiconductor substrate of Claim 16 wherein the top Si-containing layer and the underlying Si-containing substrate are composed of a silicon semiconductor material selected from the group consisting of Si, SiGe, SiC, SiGeC, Si/Si, Si/SiC, and Si/SiGeC
- 18. The semiconductor substrate of Claim 16 wherein said top Si-containing layer has a thickness from about 50 to about 200 nm.
- 19. The semiconductor substrate of Claim 15 wherein the buried oxide material is crystalline.
- 20. The semiconductor substrate of Claim 15 wherein the buried oxide material is non-crystalline.
- 21. The semiconductor substrate of Claim 15 wherein the buried oxide material has a thickness from about 30 to about 100 nm.
- 22. The semiconductor substrate of Claim 15 further comprising at least one trench isolation region that is in contact with said buried oxide material.

- 23. The semiconductor substrate of Claim 15 wherein said DC node diffusion region comprises a region in which a source voltage can be applied, a region in which a reference voltage can be applied, a ground region or any combination.
- 24. The semiconductor substrate of Claim 15 wherein said DC node diffusion region is located within bulk Si without oxide underneath.